

November 1992 Revised January 1999

74ABT543

Octal Registered Transceiver with 3-STATE Outputs

General Description

The ABT543 octal transceiver contains two sets of D-type latches for temporary storage of data flowing in either direction. Separate Latch Enable and Output Enable inputs are provided for each register to permit independent control of inputting and outputting in either direction of data flow.

Features

- Back-to-back registers for storage
- Bidirectional data path
- A and B outputs have current sourcing capability of 32 mA and current sinking capability of 64 mA


- Separate controls for data flow in each direction
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50 pF and 250 pF loads
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed latchup protection
- High impedance glitch free bus loading during entire power up and power down cycle
- Nondestructive hot insertion capability

Ordering Code:

| Order Number | Package Number | Package Description |
|--------------|----------------|---|
| 74ABT543CSC | M24B | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Body |
| 74ABT543CMSA | MSA24 | 24-Lead Shrink Small Outline Package (SSOP), EIAJ TYPE II, 5.3mm Wide |
| 74ABT543CMTC | MTC24 | 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Device also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Connection Diagram



Pin Descriptions

| Pin Names | Description |
|--------------------------------|----------------------------------|
| OEAB, OEBA | Output Enable Inputs |
| LEAB, LEBA | Latch Enable Inputs |
| CEAB, CEBA | Chip Enable Inputs |
| A ₀ -A ₇ | Side A Inputs or 3-STATE Outputs |
| B ₀ -B ₇ | Side B Inputs or 3-STATE Outputs |

Functional Description

The ABT543 contains two sets of D-type latches, with separate input and output controls for each. For data flow from A to B, for example, the A to B Enable ($\overline{\text{CEAB}}$) input must be low in order to enter data from the A Port or take data from the B Port as indicated in the Data I/O Control Table. With $\overline{\text{CEAB}}$ low, a low signal on ($\overline{\text{LEAB}}$) input makes the A to B latches transparent; a subsequent low to high transition of the $\overline{\text{LEAB}}$ line puts the A latches in the storage mode and their outputs no longer change with the A inputs. With $\overline{\text{CEAB}}$ and $\overline{\text{OEAB}}$ both low, the B output buffers are active and reflect the data present on the output of the A latches. Control of data flow from B to A is similar, but using the $\overline{\text{CEBA}}$, $\overline{\text{LEBA}}$ and $\overline{\text{OEBA}}$.

Data I/O Control Table


| Inputs | | | Inputs Latch Status | | |
|--------|------|------|---------------------|---------|--|
| CEAB | LEAB | OEAB | | | |
| Н | Х | Χ | Latched | HIGH Z | |
| Х | Н | Χ | Latched | _ | |
| L | L | Χ | Transparent | _ | |
| Х | Χ | Н | _ | HIGH Z | |
| L | X | L | _ | Driving | |

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Logic Diagram



Absolute Maximum Ratings(Note 1)

 $\begin{array}{ll} \mbox{Storage Temperature} & -65\mbox{°C to } +150\mbox{°C} \\ \mbox{Ambient Temperature under Bias} & -55\mbox{°C to } +125\mbox{°C} \\ \end{array}$

Junction Temperature under Bias —55°C to +150°C

V_{CC} Pin Potential to

 $\begin{array}{ll} \mbox{Ground Pin} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \mbox{Input Voltage (Note 2)} & -0.5 \mbox{V to } +7.0 \mbox{V} \\ \end{array}$

Input Current (Note 2) -30 mA to +5.0 mA

Voltage Applied to Any Output

in the Disable or Power-Off State -0.5 V to +5.5 V in the HIGH State $-0.5 \text{V to } \text{V}_{\text{CC}}$

Current Applied to Output

in LOW State (Max) $\mbox{twice the rated } \mbox{I}_{\mbox{OL}} \mbox{ (mA)}$

DC Latchup Source Current -500 mA
Over Voltage Latchup (I/O) 10V

Recommended Operating Conditions

Free Air Ambient Temperature -40°C to +85°C Supply Voltage +4.5V to +5.5V

Minimum Input Edge Rate ($\Delta V/\Delta t$)

Data Input 50 mV/ns
Enable Input 20 mV/ns
Clock Input 100 mV/ns

Note 1: Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

Note 2: Either voltage limit or current limit is sufficient to protect inputs.

DC Electrical Characteristics

| Symbol | Parameter | Min | Тур | Max | Units | v _{cc} | Conditions |
|------------------------------------|-----------------------------------|------|-----|------|----------|-----------------|--|
| V _{IH} | Input HIGH Voltage | 2.0 | | | V | | Recognized HIGH Signal |
| V _{IL} | Input LOW Voltage | 0.8 | | | V | | Recognized LOW Signal |
| V _{CD} | Input Clamp Diode Voltage | | | -1.2 | V | | I _{IN} = -18 mA (Non I/O Pins) |
| V _{OH} | Output HIGH Voltage | 2.5 | | | | | $I_{OH} = -3 \text{ mA, } (A_n, B_n)$ |
| | | 2.0 | | | | | $I_{OH} = -32 \text{ mA}, (A_n, B_n)$ |
| V _{OL} | Output LOW Voltage | | | 0.55 | V | Min | $I_{OL} = 64 \text{ mA}, (A_n, B_n)$ |
| V_{ID} | Input Leakage Test | 4.75 | | | V | 0.0 | I _{ID} = 1.9 μA, (Non-I/O Pins) |
| | | | | | | | All Other Pins Grounded |
| I _{IH} | Input HIGH Current | | | 1 | μΑ | Max | V _{IN} = 2.7V (Non-I/O Pins) (Note 3) |
| | | | | 1 | | | V _{IN} = V _{CC} (Non-I/O Pins) |
| I _{BVI} | Input HIGH Current Breakdown Test | | | 7 | μΑ | Max | V _{IN} = 7.0V (Non-I/O Pins) |
| I _{BVIT} | Input HIGH Current | | | 100 | μΑ | Max | $V_{IN} = 5.5V (A_n, B_n)$ |
| | Breakdown Test (I/O) | | | | | | |
| I _{IL} | Input LOW Current | | | -1 | μΑ | Max | V _{IN} = 0.5V (Non-I/O Pins) (Note 3) |
| | | | | -1 | | | V _{IN} = 0.0V (Non-I/O Pins) |
| I _{IH} + I _{OZH} | Output Leakage Current | | | 10 | μΑ | 0V-5.5V | $V_{OUT} = 2.7V (A_n, B_n);$ |
| | | | | | | | OEAB or CEAB = 2V |
| I _{IL} + I _{OZL} | Output Leakage Current | | | -10 | μΑ | 0V-5.5V | $V_{OUT} = 0.5V (A_n, B_n);$ |
| | | | | | | | OEAB or CEAB = 2V |
| Ios | Output Short-Circuit Current | -100 | | -275 | mA | Max | $V_{OUT} = 0V(A_n, B_n)$ |
| I _{CEX} | Output HIGH Leakage Current | | | 50 | μΑ | Max | $V_{OUT} = V_{CC} (A_n, B_n)$ |
| I _{ZZ} | Bus Drainage Test | | | 100 | μΑ | 0.0V | $V_{OUT} = 5.5V (A_n, B_n);$ |
| | | | | | | | All Others GND |
| I _{CCLH} | Power Supply Current | | | 50 | μΑ | Max | All Outputs HIGH |
| I _{CCL} | Power Supply Current | | | 30 | mA | Max | All Outputs LOW |
| I _{CCZ} | Power Supply Current | | | 50 | μΑ | Max | Outputs 3-STATE |
| | | | | | | | All Others at V _{CC} or GND |
| I _{CCT} | Additional I _{CC} /Input | | | 2.5 | mA | Max | $V_I = V_{CC} - 2.1V$ |
| | | | | | | | All Others at V _{CC} or GND |
| I _{CCD} | Dynamic I _{CC} No Load | | | | | | Outputs Open, CEAB |
| | (Note 5) | | | 0.18 | mA/MHz | Max | and $\overline{OEAB} = GND$, $\overline{CEBA} = V_{CC}$, One Bit Toggling, |
| | | | | | | | 50% Duty Cycle, (Note 4) |
| | Sugrantood but not tooted | | | | <u> </u> | 1 | , , , , , , , , |

Note 3: Guaranteed but not tested.

Note 4: For 8-bit toggling. $I_{CCD} < 1.4 \text{ mA/MHz}.$

Note 5: Guaranteed, but not tested.

DC Electrical Characteristics

(SOIC Package)

| | | | | | | | Conditions |
|------------------|--|------|------|-----|-------|-----------------|--------------------------------|
| Symbol | Parameter | Min | Тур | Max | Units | V _{CC} | $C_L = 50 pF$, |
| | | | | | | | $R_L = 500\Omega$ |
| V _{OLP} | Quiet Output Maximum Dynamic V _{OL} | | 0.7 | 1.0 | V | 5.0 | T _A = 25°C (Note 6) |
| V _{OLV} | Quiet Output Minimum Dynamic V _{OL} | -1.2 | -0.8 | | V | 5.0 | T _A = 25°C (Note 6) |
| V _{OHV} | Minimum HIGH Level Dynamic Output Voltage | 2.5 | 3.0 | | V | 5.0 | T _A = 25°C (Note 7) |
| V_{IHD} | Minimum HIGH Level Dynamic Input Voltage | 2.0 | 1.7 | | V | 5.0 | T _A = 25°C (Note 8) |
| V _{ILD} | Maximum LOW Level Dynamic Input Voltage | | 0.7 | 0.9 | V | 5.0 | T _A = 25°C (Note 8) |

Note 6: Max number of outputs defined as (n). n – 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.

Note 7: Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.

Note 8: Max number of data inputs (n) switching. n – 1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold (V_{ILD}), 0V to threshold (V_{IHD}). Guaranteed, but not tested.

AC Electrical Characteristics

(SOIC and SSOP Packages)

| Symbol | Parameter | | $T_A = +25^{\circ}C$ $V_{CC} = +5.0V$ $C_L = 50 \text{ pF}$ | | $T_A = -40^{\circ}$ $V_{CC} = 4$ $C_L =$ | Units | |
|------------------|--|-----|---|-----|--|-------|----|
| | | Min | Тур | Max | Min | Max | • |
| t _{PLH} | Propagation Delay | 1.5 | 3.1 | 4.8 | 1.5 | 4.8 | ns |
| t _{PHL} | A_n to B_n or B_n to A_n | 1.5 | | 4.8 | 1.5 | 4.8 | |
| t _{PLH} | Propagation Delay | | | | | | |
| t _{PHL} | LEAB to B _n , LEBA to A _n | 1.6 | 3.4 | 5.3 | 1.6 | 5.3 | ns |
| | OEBA or OEAB to A _n or B _n | 1.6 | | 5.3 | 1.6 | 5.3 | |
| t _{PZH} | Enable Time | | | | | | |
| t _{PZL} | LEAB to B _n , LEBA to A _n | 1.5 | 3.6 | 5.8 | 1.5 | 5.8 | ns |
| | OEBA or OEAB to A _n or B _n | 1.5 | | 5.8 | 1.5 | 5.8 | |
| t _{PHZ} | Disable Time | 2.0 | 4.0 | 6.5 | 2.0 | 6.5 | ns |
| t _{PLZ} | CEBA or CEAB to A _n or B _n | 2.0 | | 6.5 | 2.0 | 6.5 | |

AC Operating Requirements

(SOIC and SSOP Packages)

| Symbol | Parameter | V _{CC} = | +25°C : +5.0V 50 pF | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_L = 50 \text{ pF}$ | | Units |
|--------------------|--|-------------------|---------------------------|---|-----|-------|
| | | Min | Max | Min | Max | 1 |
| t _S (H) | Setup Time, HIGH or LOW | 1.5 | | 1.5 | | ns |
| t _S (L) | A _n or B _n to LEBA or LEAB | 1.5 | | 1.5 | | |
| t _H (H) | Hold Time, HIGH or LOW | 1.0 | | 1.0 | | ns |
| t _H (L) | A _n or B _n to LEBA or LEAB | 1.0 | | 1.0 | | |
| t _S (H) | Setup Time, HIGH or LOW | 1.5 | | 1.5 | | ns |
| t _S (L) | A_n or B_n to \overline{CEAB} or \overline{CEBA} | 1.5 | | 1.5 | | |
| t _H (H) | Hold Time, HIGH or LOW | 1.3 | | 1.3 | | ns |
| t _H (L) | A _n or B _n to CEAB or CEBA | 1.3 | | 1.3 | | |
| t _W (L) | Pulse Width, LOW | 3.0 | | 3.0 | | ns |

Extended AC Electrical Characteristics

(SOIC Package)

| Symbol | Parameter | $T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_L = 50 \text{ pF}$ 8 Outputs Switching | | $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_{L} = 250 \text{ pF}$ 1 Output Switching | | $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V} -5.5\text{V}$ $C_{L} = 250 \text{ pF}$ $8 \text{ Outputs Switching}$ | | Units | |
|---------------------|--|---|----------|---|------|--|------|-----------|-----|
| | | | (Note 9) | | (Not | (Note 10) | | (Note 11) | |
| | | Min | Тур | Max | Min | Max | Min | Max | |
| f _{TOGGLE} | Max Toggle Frequency | | 100 | | | | | | MHz |
| t _{PLH} | Propagation Delay | 1.5 | | 6.2 | 2.0 | 7.5 | 2.5 | 10.0 | ns |
| t _{PHL} | A _n to B _n or B _n to A _n | 1.5 | | 6.2 | 2.0 | 7.5 | 2.5 | 10.0 | |
| t _{PLH} | Propagation Delay | 1.5 | | 6.5 | 2.0 | 8.0 | 2.5 | 10.5 | ns |
| t _{PHL} | LEAB to B _n , LEBA to A _n | 1.5 | | 6.5 | 2.0 | 8.0 | 2.5 | 10.5 | |
| t _{PZH} | Output Enable Time | | | | | | | | |
| t_{PZL} | OEBA or OEAB to A _n or B _n | 1.5 | | 7.5 | 2.0 | 8.5 | 2.5 | 11.0 | ns |
| | CEBA or CEAB to A _n or B _n | 1.5 | | 7.5 | 2.0 | 8.5 | 2.5 | 11.0 | |
| t _{PHZ} | Output Disable Time | | | | | | | | |
| t_{PLZ} | OEBA or OEAB to A _n or B _n | 1.5 | | 8.5 | (Not | e 12) | (Not | e 12) | ns |
| | CEBA or CEAB to A _n or B _n | 1.5 | | 8.5 | | | | | |

Note 9: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 10: This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.

Note 11: This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 12: The 3-STATE delay times are dominated by the RC network (500Ω, 250 pF) on the output and has been excluded from the datasheet

Skew

(SOIC Package)

| Symbol | Parameter | T _A = -40°C to +85°C V _{CC} = 4.5V-5.5V C _L = 50 pF 8 Outputs Switching (Note 13) | $T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C}$ $V_{CC} = 4.5\text{V-}5.5\text{V}$ $C_{L} = 250 \text{ pF}$ 8 Outputs Switching (Note 14) Max | Units |
|-------------------|-----------------------|---|---|-------|
| toshl | Pin to Pin Skew | 1.0 | 2.0 | ns |
| (Note 15) | HL Transitions | | | |
| t _{OSLH} | Pin to Pin Skew | 1.3 | 2.0 | ns |
| (Note 15) | LH Transitions | | | |
| t _{PS} | Duty Cycle | 2.0 | 4.0 | ns |
| (Note 16) | LH-HL Skew | | | |
| t _{OST} | Pin to Pin Skew | 2.0 | 4.0 | ns |
| (Note 15) | LH/HL Transitions | | | |
| t _{PV} | Device to Device Skew | 2.5 | 4.5 | ns |
| (Note 17) | LH/HL Transitions | | | |

Note 13: This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).

Note 14: This specification is guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load.

Note 15: Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t_{OSHL}), LOW-to-HIGH (t_{OSLH}), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t_{OST}). This specification is guaranteed but not tested.

Note 16: This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.


Note 17: Propagation delay variation for a given set of conditions (i.e., temperature and V_{CC}) from device to device. This specification is guaranteed but not tested.


Capacitance

| Symbol | Parameter | Тур | Units | Conditions: T _A = 25°C |
|----------------------------|--------------------|------|-------|-------------------------------------|
| C _{IN} | Input Capacitance | 5.0 | pF | V _{CC} = 0V (non I/O pins) |
| C _{I/O} (Note 18) | Output Capacitance | 11.0 | pF | $V_{CC} = 5.0V (A_n, B_n)$ |

Note 18: C_{I/O} is measured at frequency, f = 1 MHz, PER MLT-STD-883B, METHOD 3012.

AC Loading





*Includes jig and probe capacitance

FIGURE 1. Standard AC Test Load

FIGURE 2. $V_{M} = 1.5V$ Input Pulse Requirements

| Amplitude | Rep. Rate | t _W | t _r | t _f | |
|-----------|-----------|----------------|----------------|----------------|--|
| 3V | 1 MHz | 500 ns | 2.5 ns | 2.5 ns | |

FIGURE 3. Test Input Signal Requirements

AC Waveforms




FIGURE 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




FIGURE 6. 3-STATE Output HIGH and LOW Enable and Disable Times




FIGURE 5. Propagation Delay, Pulse Width Waveforms






FIGURE 7. Setup Time, Hold Time and Recovery Time Waveforms





24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC24

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com